

Filed by Express Mail  
(Receipt No. F15223765084S)  
on 12/12/00  
pursuant to 37 C.F.R. 1.10.  
by [Signature]

SPECIFICATION

TO ALL WHOM IT MAY CONCERN:

BE IT KNOWN THAT WE, Masatsugu Takeuchi, a citizen of Japan residing at Sendai, Japan, Morihiko Minowa, a citizen of Japan residing at Kawasaki, Japan and Noriyuki Kawaguchi, a citizen of Japan residing at Kawasaki, Japan have invented certain new and useful improvements in

APPARATUS PRODUCING CONTINUOUS STREAM  
OF CORRELATION VALUES

of which the following is a specification : -

002727 9584260

APPARATUS PRODUCING CONTINUOUS STREAM OF  
CORRELATION VALUES

1. Field of the Invention

The present invention generally relates to a receiver used in a communication system employing the CDMA (code division multiple access) scheme, and particularly relates to a path-search circuit used in the receiver wherein the path-search circuit establishes synchronization by detecting a peak (path timing) of a delay profile of a received signal, and maintains the synchronization.

Fig.15 is a block diagram showing a related-art path-search circuit.

The path-search circuit 107 includes received-signal-holding units 111 and 112 comprised of memories or the like, a write-control circuit 113, a read-control circuit 114, a code-generation circuit 115, matched filters 116 and 117, in-phase-

35 of memories or the like, a write-control circuit 113,  
a read-control circuit 114, a code-generation  
circuit 115, matched filters 116 and 117, in-phase-



having a 4-bit-parallel-shift configuration and  
comprised of 1024 stages in total ( $m \times k = 1024$ ).  
The code register 132 is then a shift register  
having 256 stages ( $m = 256$ ), and there are  
5 multiplication units 133 as many as 256 to make up a  
multiplication circuit. A received-signal sequence  
 $r(t)$  corresponding to every fourth stage of the  
received-signal register 131 is multiplied by the  
de-spreading-code sequence  $c(t)$  corresponding to  
10 every stage of the code register 132. Results of  
multiplications obtained as outputs of the 256  
multiplication units 133 are added together by the  
summation circuit 134, thereby producing a  
correlation value at the given timing. The  
15 received-signal sequence  $r(t)$  is shifted at high  
speed in the received-signal register 131, and is  
multiplied by the de-spreading-code sequence, with  
the results of multiplications being summed again by  
the summation circuit 134. In this manner, a  
20 correlation-value sequence  $y(t)$  is obtained. A peak  
point of a delay profile that is a time average of  
the correlation-value sequence  $y(t)$  is then obtained  
as a path timing.

Figs.17A through 17D are illustrative  
25 drawing for explaining detection of correlation  
values in received signals that are diffused by use  
of identical codes.

In the space-diversity scheme using a  
plurality of antennas or in a system having antennas  
30 for respective sectors, it is the most general  
practice to provide receiver units including path-  
search circuits such that the path-search circuits  
correspond to the respective antennas. This  
configuration has a drawback in that the circuit  
35 size increases in proportion to the number of  
antennas. In order to facilitate shared use, a  
single circuit may be used in a time-divided fashion.

002121 9554660

5

10

15

20

25

35

Symbols S1 through S3 of a received-signal sequence are multiplied by a de-spreading code C1, and symbols S2 through S4 of the same received-signal sequence are multiplied by a de-spreading code C2 where the received-signal register and the code register are used in a time-divided fashion to produce correlation values. Fig.18A shows a situation in which the first symbol S1 of the received signal is input to the received-signal register. This symbol and symbols coming thereafter are shifted, and the third symbol S3 is input as shown in Fig.18B. Multiplication by the de-spreading code C1 of the symbol S1 stored in the code register is attended to, and the result of multiplication is summed together by the summation circuit to produce a correlation value of the symbol S1 having a length of two symbols.

As shown in Fig.18C, the second symbol S2 is input to the received-signal register as an initial value, such that the preceding signals corresponding to the computation of a correlation value for the symbol S1 do not affect subsequent correlation computation. Further, a de-spreading code C2 is input to the code register. Fig.17D shows a situation in which the second symbol S2 of the received signal is input to the received-signal register, and the de-spreading code C3 is input to the code register. From this instance, multiplication of the received signal by the de-spreading code stored in the code register proceeds, with the results of the multiplication being summed together by the summation circuit to produce a correlation value.

Path-search circuits are provided with matched filters as previously described, and need a received-signal register having the number of stages corresponding to the spreading factor m and the

5

10

30

## 35

It is a general object of the present invention to provide a path-search circuit that

substantially obviates one or more of the problems caused by the limitations and disadvantages of the related art.

Features and advantages of the present invention will be set forth in the description which follows, and in part will become apparent from the description and the accompanying drawings, or may be learned by practice of the invention according to the teachings provided in the description. Objects as well as other features and advantages of the present invention will be realized and attained by a path-search circuit particularly pointed out in the specification in such full, clear, concise, and exact terms as to enable a person having ordinary skill in the art to practice the invention.

To achieve these and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, the invention provides an apparatus including a plurality of received-signal registers which receive and store therein a plurality of respective received-signal sequences, a selector which selects one of the received signal sequences stored in the received-signal registers, at least one code register which stores therein a de-spreading-code sequence, a multiplication circuit which multiplies the selected one of the received-signal sequences by the de-spreading-code sequence, and a summation circuit which obtains a sum of results of the multiplication to obtain a correlation between the selected one of the received-signal sequences and the de-spreading-code sequence.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig.1 is a block diagram showing a basic configuration of a path-search circuit according to the present invention;



5                    Figs.3A through 3C are illustrative  
drawings for explaining operation of the first  
embodiment;

Figs.5A through 5C are illustrative drawings for explaining operation of the second embodiment with reference to a case in which a correlation value corresponding to a two-symbol length is output;

Fig.7 is a block diagram showing a configuration of the path-search circuit according to the third embodiment of the present invention;

Figs.9A and 9B are illustrative drawings for explaining operation regarding outputting of correlation values;

Fig.11 is a block diagram showing a configuration of the path-search circuit according to a fourth embodiment of the present invention;

Fig.13 is a block diagram showing a

configuration of the path-search circuit according to a sixth embodiment of the present invention;

Fig.14 is a block diagram showing a configuration of the path-search circuit according to a seventh embodiment of the present invention;

Fig.15 is a block diagram showing a related-art path-search circuit;

Fig.16 is an illustrative drawing for explaining operation of a related-art matched filter;

Figs.17A through 17D are illustrative drawing for explaining detection of correlation values in received signals that are diffused by use of identical codes; and

Figs.18A through 18D are illustrative drawings for explaining detection of correlation values having a length of two symbols for sequences of different codes.

## 20 DESCRIPTION OF THE PREFERRED EMBODIMENTS

In the following, embodiments of the present invention will be described with reference to the accompanying drawings.

Fig.1 is a block diagram showing a basic configuration of a path-search circuit according to the present invention.

In Fig.1, two signal sequences  $r_1(t)$  and  $r_2(t)$  are received. The first received-signal sequence  $r_1(t)$  is received in a first received-signal register 1, and the second received-signal sequence  $r_2(t)$  is received in a second received-signal register 2. Further, a de-spreading-code sequence  $c(t)$  is stored in a code register 4. A selection signal is supplied to a selector 3 and a path-timing-output unit 7. The path-timing-output unit 7 converts a sequence of correlation values supplied from a summation circuit 6, and converts it

into a measure based on electrical power. The path-timing-output unit 7 obtains a delay profile through time average processing, and detects a peak of the delay profile. The obtained peak timing is output  
5 as a path timing.

When the selector 3 selects the first received-signal register 1, for example, a multiplication circuit 5 multiplies one symbol of the first received-signal sequence  $r_1(t)$  by the de-spreading-code sequence  $c(t)$  stored in the code  
10 register 4. The summation circuit 6 obtains a sum of the results of multiplication, and supplies the correlation value to the path-timing-output unit 7. The path-timing-output unit 7 outputs a path-timing  
15 signal corresponding to the first received-signal sequence  $r_1(t)$ .

As the second received-signal sequence  $r_2(t)$  is supplied during the processing of the first received-signal sequence  $r_1(t)$ , the second received-signal sequence  $r_2(t)$  is stored in the second  
20 received-signal register 2. When computation for one symbol of the first received-signal sequence  $r_1(t)$  is completed, the selector 3 operating under the control of the selection signal selects the  
25 second received-signal register 2. In response, one symbol of the second received-signal sequence  $r_2(t)$  is input to the multiplication circuit 5. The multiplication circuit 5 multiplies this symbol by the de-spreading-code sequence  $c(t)$ , and the  
30 summation circuit 6 adds together the results of multiplication to obtain a correlation value. The obtained correlation values is supplied to the path-timing-output unit 7, which in turn outputs a path timing signal of the second received-signal sequence  
35  $r_2(t)$ .

In this manner, the selector 3 switches between the first received-signal register 1 and the

DocId: 34462600

second received-signal register 2 per computation of one symbol, so that shared use of the multiplication circuit 5, the code register 4, the summation circuit 6, and the path-timing-output unit 7 becomes possible with respect to the first and second received-signal sequences  $r_1(t)$  and  $r_2(t)$ . This makes it possible to produce a continuous stream of correlation values without increasing circuit size.

Fig.2 is an illustrative drawing for explaining operation of the path-search circuit according to a first embodiment of the present invention. Fig.2 shows a main portion of a matched filter of the path-search circuit. In Fig.2, the same elements as those of Fig.1 are referred to by the same numerals, and a description thereof will be omitted.

An example shown in Fig.2 corresponds to a case in which the spreading factor  $m$  is 256, and the over-sample ratio  $k$  relative to the chip rate is 4. Each of the first received-signal register 1 and the second received-signal register 2 is a shift register having 1024 stages ( $= m \times k$ ). The code register 4 is a shift register having 256 stages ( $= m$ ). Further, the selector 3 includes selector units SEL provided as many as 256 units. According to the selection signal, the selector units select every fourth stage of the first received-signal register 1 or the second received-signal register 2 such as the 3<sup>rd</sup> stage, the 7<sup>th</sup> stage, the 11<sup>th</sup> stage, ..., and the 1023<sup>rd</sup> stage, and supplies output signals of these stages to the multiplication circuit 5.

The multiplication circuit 5 includes 256 multiplication units shown and indicated by a symbol "x" where the multiplication units multiply the received signal supplied from the selector units SEL by the de-spreading code supplied from the code register 4. The summation circuit 6 obtains a sum

5 correlation values  $y(t)$  obtained in this manner is  
supplied to circuits provided at subsequent stages.

During a process in which one symbol of the first received-signal sequence  $r_1(t)$  is shifted into the first received-signal register 1 to produce a correlation value sequence  $y(t)$  corresponding to the one symbol, the second received-signal sequence  $r_2(t)$  is successively shifted into the second received-signal register 2. When computation of the correlation value sequence  $y(t)$  is completed for the one symbol of the first received-signal sequence  $r_1(t)$ , the selector 3 operating under the control of the selection signal selects the second received-signal register 2, so that the output signal of each stage of the second received-signal register 2 is supplied to the multiplication circuit 5. The signals from the second received-signal register 2 are multiplied by the de-spreading-code sequence  $c(t)$  of the code register 4, with the results of the multiplication being summed by the summation circuit 6. The summation circuit 6 produces a correlation value sequence  $y(t)$  corresponding to the one symbol of the second received-signal sequence  $r_2(t)$ .

When computation of the correlation value sequence  $y(t)$  is completed for the one symbol of the second received-signal sequence  $r_2(t)$ , the first received-signal register 1 has a next one symbol of the first received-signal sequence  $r_1(t)$  shifted and stored therein. The selection signal controls the selector 3 to switch from the second received-signal register 2 to the first received-signal register 1, and the computation of correlation values is repeated again. In this manner, correlation values

are computed in a time-divided fashion with respect to the two received-signal sequences without a need for making initial settings to the received-signal registers. This makes it possible to produce a continuous flow of correlation value sequence for the first received-signal sequence  $r_1(t)$  and the second received-signal sequence  $r_2(t)$ .

Figs.3A through 3C are illustrative drawings for explaining operation of the first embodiment. Fig.3A shows a situation in which the first symbol S11 of a signal received by a first antenna (i.e., first received-signal sequence) is input to the first received-signal register 1, and the first symbol S21 of a signal received by a second antenna (i.e., second received-signal sequence) is not yet input to the second received-signal register 2. The first symbol S11 of the first-antenna-received signal stored in the first received-signal register 1 is multiplied by the de-spreading code of the code register 4, and the results of multiplication are summed by the summation circuit.

Fig.3B shows a situation in which the first symbol S21 of the second-antenna-received signal is input to the second received-signal register 2, and the second symbol S12 of the first-antenna-received signal is input to the first received-signal register 1. At this point of time, a correlation value corresponding to one symbol length obtained under the conditions of Fig.3A is being output.

As shown in Fig.3C, the selector switches from the first received-signal register 1 to the second received-signal register 2, so that the first symbol S21 of the second-antenna-received signal stored in the second received-signal register 2 is multiplied by the de-spreading code of the code

register 4. The summation circuit then obtains a sum of the results of multiplication to produce a correlation value. In this manner, the first received-signal register 1 and the second received-signal register 2 are switched back and forth by the selector, thereby outputting a continuous stream of correlation values.

Fig.4 is an illustrative drawing for explaining operation of the path-search circuit according to a second embodiment of the present invention. A configuration of Fig.4 includes the first received-signal register 1, the second received-signal register 2, a first code register 4-1, a second code register 4-2, a first selector 3-1, a second selector 3-2, the multiplication circuit 5, and the summation circuit 6. The first received-signal register 1, the second received-signal register 2, the multiplication circuit 5, and the summation circuit 6 are the same as those shown in Fig.2. The second selector 3-2 is provided for the purpose of selecting one of the first code register 4-1 and the second code register 4-2.

The first received-signal register 1 and the second received-signal register 2 receive the first received-signal sequence  $r_1(t)$  and the second received-signal sequence  $r_2(t)$ , respectively. Further, the first and second code registers 4-1 and 4-2 receive first and second de-spreading-code sequences  $c_1(t)$  and  $c_2(t)$  corresponding to the first and second received-signal sequences  $r_1(t)$  and  $r_2(t)$ , respectively.

The selection signal controls the first and second selectors 3-1 and 3-2 to select the first received-signal register 1 and the first code register 4-1, so that the multiplication circuit 5 receives the first received-signal sequence  $r_1(t)$  and the first de-spreading-code sequence  $c_1(t)$  to

Thereafter, the selection signal controls the first  
5 and second selectors 3-1 and 3-2 to select the  
second received-signal register 2 and the second  
code register 4-2, so that the multiplication  
circuit 5 receives the second received-signal  
sequence  $r_2(t)$  and the second de-spreading-code  
10 sequence  $c_2(t)$  to multiply one by the other. The  
summation circuit 6 adds together the results of  
multiplication to output the correlation-value  
sequence  $y(t)$ .

Fig.5A shows a situation in which the first symbol S11 of the first received-signal input to the first received-signal register 1 is multiplied by the first de-spreading code C1 input to the first code register 4-1, and the results of multiplication are summed by the summation circuit to produce a correlation value. This situation is followed by a situation in which the second received signal is input to the second received-signal register 2, and the second de-spreading code C2 is input to the second code register 4-2, as shown by





Further, each of the first received-signal register 11 and the second received-signal register 12 is a  
5 shift register having 256 stages.

35           The first and second selectors 13 and 14,  
the first and second code registers 17 and 18 for  
receiving the respective de-spreading-code sequences  
c1(t) and c2(t), the multiplication circuit 15, and

the summation circuit 16 operate in the same manner as in the previous embodiments. The selector signal controls the first and second selectors 13 and 14 to produce a correlation-value sequence  $y(t)$

5 corresponding to the first and second received-signal sequences  $r_1(t)$  and  $r_2(t)$ . In this case, the correlation-value sequence  $y(t)$  does not reflect a correct order of time sequence, so that circuits at subsequent stages may change the order. In this  
10 configuration, size of the first and second received-signal registers 11 and 12 can be reduced significantly, thereby contributing to size and cost reduction of the path-search circuit.

Fig.7 is a block diagram showing a  
15 configuration of the path-search circuit according to the third embodiment of the present invention.

The path-search circuit of Fig.7 includes a received-signal-holding unit 31 for in-phase components, a received-signal-holding unit 32 for  
20 quadrature components, a time-sequence-order-write-control circuit 33, a chip-sequence-order-read-control circuit 34, a code-generation circuit 35, matched filters 36 and 37, an in-phase-component circuit 38, a quadrature-component circuit 39, a  
25 power-conversion circuit 40, a power-summation circuit 41, a chip-sequence-order-write-control circuit 42, a time-sequence-order-read-control circuit 43, a delay-profile-holding unit 44, and a path-timing-detection circuit 45.

30 The path-search circuit of this embodiment receives in-phase components and quadrature components obtained by quadrature demodulation, and has the matched filters 36 and 37 in which received-signal registers are provided with 256 (=  $m$  :  
35 spreading factor) stages as shown in Fig.6. The demodulated signals of in-phase components and quadrature components obtained after conversion into

094456 12100

5

15

35

half of Fig.8, samples for the first chip are 0a, 0b, 0c, and 0d, and samples for the second chip are 1, 1b, 1c, and 1d. By the same token, samples for the 256<sup>th</sup> chip are 255a, 255b, 255c, and 255d. In this case, such a time sequence can be rearranged into four sequences, which are shown as a sequence, b sequence, c sequence, and d sequence in the lower half of Fig.8. For each of these four sequences, the over sample ratio k is 1.

Under the control of the time-sequence-order-write-control circuit 33, the received signal as shown in the upper half of Fig.8 is written in the received-signal-holding units 31 and 32 shown in Fig.7 in the order of time sequence. Then, the samples 0a, 1a, 2a, ..., 255a of the a sequence as shown in the lower half of Fig.8 are successively read from the received-signal-holding units 31 and 32 under the control of the chip-sequence-order-read-control circuit 34. After this, the samples 0b, 1b, 2b, ..., 255b of the b sequence are successively read, and, then, the samples of the c sequence are read, followed by the samples of the d sequence being read. In this manner, each sequence has 256 samples, so that the matched filters 36 and 37 provided with the 256-stage received-signal registers can obtain correlation values as was described in connection with Fig.6.

Figs.9A and 9B are illustrative drawings for explaining operation regarding outputting of correlation values.

In Fig.9A, the first and second received-signal registers 11 and 12 having 256 stages are provided together with the 256-stage code register, as shown in Fig.6. The first received-signal register 11 receives the a sequence and the c sequence, and the second received-signal register 12 receives the b sequence and the d sequence.

5 During this computation process, the b sequence 1 is input to the second received-signal register 12. Then, the b sequence 1 is multiplied by the de-spreading code, and the sum is obtained by the summation circuit to be output. As shown in Fig.9B, the resulting sequence of correlation value outputs is comprised of the correlation values 0A through 255A corresponding to the a sequence, the correlation values 0B through 255B corresponding to the b sequence, the correlation values 0C through 255C for the c sequence, and the correlation values 0D through 255D for the d sequence, the entirety of which constitutes a sequence of 1024 correlation values.

Fig.10 is an illustrative drawing for explaining conversion of order into a time sequence.

Under the control of the time-sequence-order-read-control circuit 43, data are read in the order of time sequence, so that data for the first chip of the delay profile are made up of the sample 0A taken from the results of power summation 0A through 255A for the a sequence, the sample 0B taken from the results of power summation 0B through 255B

for the b sequence, the sample 0C taken from the results of power summation 0C through 255C for the c sequence, and the sample 0D taken from the results of power summation 0D through 255D for the d sequence. Data for the second chip are comprised of 1A, 1B, 1C, and 1D successively read from the delay-profile-holding unit 44. In this manner, the delay profile is obtained that is comprised of the results of power summation arranged in the time-sequence order from the first chip to the 256<sup>th</sup> chip. As a result, the path-timing-detection circuit 45 of Fig.7 can simply detect a peak of the delay profile read from the delay-profile-holding unit 44 in the time-sequence order, and outputs the peak timing as a path timing. This is all that is required of the path-timing-detection circuit 45 as was in the prior art.

Fig.11 is a block diagram showing a configuration of the path-search circuit according to a fourth embodiment of the present invention. In Fig.11, the same elements as those of Fig.7 are referred to by the same numerals.

The path-search circuit of Fig.11 includes a chip-sequence-order-write-control circuit 53, a chip-sequence-order-read-control circuit 54, a chip-sequence-order-write-control circuit 55, and a time-sequence-order-read-control circuit 56. In this case, the chip-sequence-order-write-control circuit 53 controls the order of samples written in the received-signal-holding units 31 and 32 when demodulated signals of in-phase components and quadrature components are supplied as digital signals, such that they are written in the order of addresses, i.e., in the chip-sequence order as shown in the lower half of Fig.8. Under the control of the chip-sequence-order-read-control circuit 54, each one of the k sequences is successively read,





from the power-summation circuit 41 in the order of chip sequence. The time-sequence-order-write-control circuit 65 controls the order of data written in the delay-profile-holding unit 44 such that they are written in the time-sequence order. Under the control of the time-sequence-order-read-control circuit 66, data are read in the order of time sequence as shown in Fig.10, and are supplied to the path-timing-detection circuit 45 as a delay profile arranged in the time-sequence order.

Fig.13 is a block diagram showing a configuration of the path-search circuit according to a sixth embodiment of the present invention. In Fig.13, the same elements as those of Fig.7, Fig.11, and Fig.12 are referred to by the same numerals.

The path-search circuit of Fig.13 includes a chip-sequence-order-write-control circuit 73, a chip-sequence-order-read-control circuit 74, a time-sequence-order-write-control circuit 75, and a time-sequence-order-read-control circuit 76. In this case, control of write operation and read operation with respect to the received-signal-holding units 31 and 32 is the same as in the case of Fig.11, and control of write/read operation of the delay-profile-holding unit 44 is the same as in the case of Fig.12. Accordingly, the received time sequence is converted into a chip sequence, and the results of power summation supplied in the order of chip sequence is converted into a time sequence, such that both conversions are carried out in the same manner as in the previous embodiments. A duplicate description of these conversion operations will be omitted.

Fig.14 is a block diagram showing a configuration of the path-search circuit according to a seventh embodiment of the present invention. In Fig.14, the same elements as those of Fig.7,

09734855 121200





may be provided for respective different received-signal sequences of a single user (e.g., received-signal sequences of different branches or different sectors), so that path timings are obtained for the  
5 respective received-signal sequences. Such configuration makes it possible to attend to RAKE synthetic processing in an effective manner.

As described above, the path-search circuit of the present invention includes the  
10 received-signal registers 1 and 2 for receiving the signal sequences  $r_1(t)$  and  $r_2(t)$ , the code register 4 for storing the de-spreading-code sequence  $c(t)$ , the multiplication circuit 5, the summation circuit 6, and the selector 3 for selecting one of the  
15 received-signal registers 1 and 2 and for connecting the selected one to the multiplication circuit 5. When the received-signal registers 1 and 2 are used for two received-signal sequences, for example, successive register selection by the selector 3  
20 makes it possible to make shared use of the same circuitry for the two different received-signal sequences. Since there is no need to make initial settings, this configuration can output a continuous stream of correlation values.

Moreover, the received-signal sequences  
25 may be converted into  $k$  signal sequences where  $k$  indicates the over-sample ratio, and these  $k$  signal sequences are supplied to the matched filters. In this configuration, it suffices if the received-signal registers of the matched filters have only  $m$   
30 stages where  $m$  indicates the spreading factor. This helps to reduce circuit size. Further, the matched filters may be used in a time-divided fashion with respect to a plurality of received-signal sequences,  
35 so that path-timing signals for the plurality of received-signal sequences can be obtained without an increase in circuit size.

5

10